

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/938,121	08/23/2001	Yoshiyasu Kubota	SONYJP 3.0-204	1044
530	530 7590 01/12/2005		EXAMINER	
LERNER, DAVID, LITTENBERG, KRUMHOLZ & MENTLIK 600 SOUTH AVENUE WEST			YANCHUS III, PAUL B	
			ART UNIT	PAPER NUMBER
WESTFIELD), NJ 07090		2116	

DATE MAILED: 01/12/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		09/938,121	KUBOTA, YOSHIYASU		
		Examiner	Art Unit		
	-	Paul B Yanchus	2116		
Period fo	Th MAILING DATE of this communication apported in the mail of the second section apported in the second	pears on the cover she it with the c	orrespond nce addr ss		
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	I36(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status					
1)⊠	Responsive to communication(s) filed on 12 October 2004.				
2a)□	This action is FINAL . 2b)⊠ This	s action is non-final.			
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposit	ion of Claims		•		
5) <u>□</u> 6)⊠	4) Claim(s) 1-8 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) □ Claim(s) is/are allowed. 6) □ Claim(s) 1-8 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or election requirement.				
Applicat	ion Papers				
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct	cepted or b) objected to by the Education of the drawing(s) be held in abeyance. See tion is required if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).		
11)	The oath or declaration is objected to by the Ex	xaminer. Note the attached Office	Action or form PTO-152.		
Priority (ınder 35 U.S.C. § 119				
а)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea See the attached detailed Office action for a list	ts have been received. ts have been received in Applicati prity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage		
Attachmen	· ·	_			
2) Notice No	e of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

DETAILED ACTION

This non-final office action is in response to amendments filed on 10/12/04.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakashima, US Patent no. 6,085,982¹, in view of, Wong-Insley, US Patent no. 6,131,166.

Regarding claim 1, Nakashima teaches an apparatus [PC Card, 1] adapted for connection to a host system [personal computer, 3] and for receiving electric power [Vcc from personal computer, column 5, lines 36-40] from the host system, the apparatus comprising:

a plurality of function blocks [function 1 and function 2], each function block performing a specified function when selected by the host system [function 1 indicates a modern function and function 2 indicates an ATA memory function, column 4, lines 43-57]; and

a circuit [function-power-source switching control section, 5] operable to control each said function block selected by the host system to consume power at an operating rate and to control each said function block not selected by the host system to consume power at a standby rate less than said operating rate [column 5, lines 25-44].

¹ included in IDS dated 10/27/03

Nakashima teaches that non-selected function blocks are not required to consume power and further teaches disconnecting power to non-selected function blocks to reduce power consumption of a PC Card to a minimum necessary amount. Nakashima does not teach controlling the non-selected function blocks to consume at least some power at a standby rate, which is less than an operating rate. Wong-Insley teaches controlling devices to consume power at levels defined by well known ACPI specification power states. Specifically, Wong-Insley teaches that devices may be placed in the D1 or D2 states instead of the D3 state when power conservation is required. Placing a device in the D1 or D2 state reduces operating power to the device without fully removing power from the device. Consequently, a device in the D1 or D2 state may be returned to a normal operating state, D0, much quicker than a device that in a state, D3, in which no power is consumed [column 14, line 40 – column 15, line 12].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Nakashima and Wong-Insley. Placing the non-selected function blocks in the Nakashima apparatus in a lower power consuming state (ACPI defined D1 or D2 states) instead of a zero power consuming state enables the non-selected function blocks to respond more quickly when they are subsequently selected for normal operation.

Regarding claim 2, Nakashima further teaches

a function code identifying each of said plurality of function blocks [selection-signal, column 5, lines 10-15]; and

a function register [memory, 16] common to said plurality of function blocks, said function register storing said function code for each said function block selected by the host

system, wherein said circuit is operable to control each said function block whose function code is stored in said function register to consume power at said operating rate and to control each said function block whose function code is not stored in said function register to consume power at said standby rate [column 5, lines 25-44 and column 7, lines 30-45].

Regarding claim 3, Nakashima teaches an apparatus [PC Card, 1] adapted for connection to a host system [personal computer, 3] and for receiving electric power from the host system [Vcc from personal computer, column 5, lines 36-40], the apparatus comprising:

a plurality of function blocks [function 1 and function 2], each function block performing a specified function when selected by the host system [function 1 indicates a modern function and function 2 indicates an ATA memory function, column 4, lines 43-57];

a function code identifying each of said plurality of function blocks [selection-signal, column 5, lines 10-15];

a circuit [function-power-source switching control section, 5] operable to control each said function block selected by the host system to consume power at an operating rate and to control each said function block not selected by the host system to consume power at a standby rate less than said operating rate [column 5, lines 25-44]; and

a register [memory, 16] common to said plurality of function blocks, said register storing said function code for each said function block selected by the host system and a power save value indicating that a power save mode has been selected by the host system [column 5, lines 25-44 and column 7, lines 30-45];

said circuit being operable to control each said function block whose function code is not stored in said register to consumer power at said standby rate when said power save value is stored in said register [column 5, lines 25-44].

Nakashima teaches that non-selected function blocks are not required to consume power and further teaches disconnecting power to non-selected function blocks to reduce power consumption of a PC Card to a minimum necessary amount. Nakashima does not teach controlling the non-selected function blocks to consume at least some power at a standby rate, which is less than an operating rate. Wong-Insley teaches controlling devices to consume power at levels defined by well known ACPI specification power states. Specifically, Wong-Insley teaches that devices may be placed in the D1 or D2 states instead of the D3 state when power conservation is required. Placing a device in the D1 or D2 state reduces operating power to the device without fully removing power from the device. Consequently, a device in the D1 or D2 state may be returned to a normal operating state, D0, much quicker than a device that in a state, D3, in which no power is consumed [column 14, line 40 – column 15, line 12].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Nakashima and Wong-Insley. Placing the non-selected function blocks in the Nakashima apparatus in a lower power consuming state (ACPI defined D1 or D2 states) instead of a zero power consuming state enables the non-selected function blocks to respond more quickly when they are subsequently selected for normal operation.

Regarding claim 4, Nakashima teaches a data processing system, comprising: an apparatus for performing at least one function [PC Card, 1]; and

a host system [personal computer, 3] for supplying electric power to said apparatus [Vcc from personal computer, column 5, lines 36-40];

said apparatus including:

a plurality of function blocks [function 1 and function 2], each function block performing a specified function when selected by the host system [function 1 indicates a modem function and function 2 indicates an ATA memory function, column 4, lines 43-57];

a function code identifying each of said plurality of function blocks [selection-signal, column 5, lines 10-15];

a function register[memory, 16] common to said plurality of function blocks, said function register storing said function code for each said function block selected by the host system [column 5, lines 25-44 and column 7, lines 30-45]; and

a circuit [function-power-source switching control section, 5] operable to control each said function block whose function code is stored in said function register to consume power at an operating rate and to control each said function block whose function code is not stored in said function register to consume power at a standby rate less than said operating rate [column 5, lines 25-44]; and

said host system including a writing unit [software, 15] operable to write said function code for each said function block selected by said host system into said function register [column 7, lines 30-45].

Nakashima teaches that non-selected function blocks are not required to consume power and further teaches disconnecting power to non-selected function blocks to reduce power consumption of a PC Card to a minimum necessary amount. Nakashima does not teach

controlling the non-selected function blocks to consume at least some power at a standby rate, which is less than an operating rate. Wong-Insley teaches controlling devices to consume power at levels defined by well known ACPI specification power states. Specifically, Wong-Insley teaches that devices may be placed in the D1 or D2 states instead of the D3 state when power conservation is required. Placing a device in the D1 or D2 state reduces operating power to the device without fully removing power from the device. Consequently, a device in the D1 or D2 state may be returned to a normal operating state, D0, much quicker than a device that in a state, D3, in which no power is consumed [column 14, line 40 – column 15, line 12].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Nakashima and Wong-Insley. Placing the non-selected function blocks in the Nakashima apparatus in a lower power consuming state (ACPI defined D1 or D2 states) instead of a zero power consuming state enables the non-selected function blocks to respond more quickly when they are subsequently selected for normal operation.

Regarding claim 5, Nakashima teaches a data processing system, comprising:

an apparatus for performing at least one function [PC Card, 1]; and
a host system [personal computer, 3] for supplying electric power to said apparatus [Vcc from personal computer, column 5, lines 36-40];

said apparatus including:

a plurality of function blocks [function 1 and function 2], each function block performing a specified function when selected by the host system [function 1 indicates a modern function and function 2 indicates an ATA memory function, column 4, lines 43-57];

a function code identifying each of said plurality of function blocks [selection-signal, column 5, lines 10-15];

a register [memory, 16] common to said plurality of function blocks, said register storing said function code for each said function block selected by the host system and a power save value indicating that a power save mode has been selected by the host system [column 5, lines 25-44 and column 7, lines 30-45]; and

a circuit [function-power-source switching control section, 5] operable to control each said function block whose function code is stored in said function register to consume power at an operating rate and to control each said function block whose function code is not stored in said function register to consume power at a standby rate less than said operating rate [column 5, lines 25-44].

Nakashima teaches that non-selected function blocks are not required to consume power and further teaches disconnecting power to non-selected function blocks to reduce power consumption of a PC Card to a minimum necessary amount. Nakashima does not teach controlling the non-selected function blocks to consume at least some power at a standby rate, which is less than an operating rate. Wong-Insley teaches controlling devices to consume power at levels defined by well known ACPI specification power states. Specifically, Wong-Insley teaches that devices may be placed in the D1 or D2 states instead of the D3 state when power conservation is required. Placing a device in the D1 or D2 state reduces operating power to the device without fully removing power from the device. Consequently, a device in the D1 or D2 state may be returned to a normal operating state, D0, much quicker than a device that in a state, D3, in which no power is consumed [column 14, line 40 – column 15, line 12].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Nakashima and Wong-Insley. Placing the non-selected function blocks in the Nakashima apparatus in a lower power consuming state (ACPI defined D1 or D2 states) instead of a zero power consuming state enables the non-selected function blocks to respond more quickly when they are subsequently selected for normal operation.

Regarding claim 6, Nakashima teaches that the host system includes a writing unit [software, 15] operable to write said function code for each said function block selected by said host system and said power save value into said register [column 7, lines 30-45].

Regarding claim 7, Nakashima teaches a data processing system including a host system [personal computer, 3] and an apparatus [PC Card, 1] for performing functions, the apparatus including a plurality of function blocks [function 1 and function 2] and a register [memory, 16] common to the plurality of function blocks, each function block performing a specified function when selected by the host system [function 1 indicates a modern function and function 2 indicates an ATA memory function, column 4, lines 43-57], and a method of controlling power consumption of the apparatus, comprising:

supplying electric power from the host system to each of the plurality of function blocks at a standby rate of consumption [Vcc from personal computer, column 5, lines 36-40];

operating the host system to select a function block from among the plurality of function blocks [column 5, lines 1-25 and column 7, lines 30-45];

controlling the host system to send the function code [selection-signal] of the selected function block to the apparatus [column 5, lines 1-25 and column 7, lines 30-45];

controlling the apparatus to set the function code of the selected function block to the register [memory, column 7, lines 30-45]; and

reading the function code of the selected function block from the register and controlling power consumption of the plurality of function blocks so that the selected function block consumes power at an operating rate of consumption greater than said standby rate of consumption and each said function block whose function code is not stored in the register consumes power at said standby rate of consumption [column 5, lines 25-44].

Nakashima teaches that non-selected function blocks are not required to consume power and further teaches disconnecting power to non-selected function blocks to reduce power consumption of a PC Card to a minimum necessary amount. Nakashima does not teach controlling the non-selected function blocks to consume at least some power at a standby rate, which is less than an operating rate. Wong-Insley teaches controlling devices to consume power at levels defined by well known ACPI specification power states. Specifically, Wong-Insley teaches that devices may be placed in the D1 or D2 states instead of the D3 state when power conservation is required. Placing a device in the D1 or D2 state reduces operating power to the device without fully removing power from the device. Consequently, a device in the D1 or D2 state may be returned to a normal operating state, D0, much quicker than a device that in a state, D3, in which no power is consumed [column 14, line 40 – column 15, line 12].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Nakashima and Wong-Insley. Placing the non-selected function blocks in the Nakashima apparatus in a lower power consuming state (ACPI defined D1 or D2 states) instead of a zero

power consuming state enables the non-selected function blocks to respond more quickly when they are subsequently selected for normal operation.

Regarding claim 8, Nakashima teaches a data processing system including a host system [personal computer, 3] and an apparatus [PC Card, 1] for performing functions, the apparatus including a plurality of function blocks [function 1 and function 2], each function block performing a specified function when selected by the host system [function 1 indicates a modern function and function 2 indicates an ATA memory function, column 4, lines 43-57], and a method of controlling power consumption of the apparatus, comprising:

supplying electric power from the host system to each of the plurality of function blocks at a standby rate of consumption [Vcc from personal computer, column 5, lines 36-40];

operating the host system to select a function block from among the plurality of function blocks [column 5, lines 1-25 and column 7, lines 30-45];

controlling the host system to send a notification [selection-signal] to the apparatus identifying the selected function block [column 5, lines 1-25 and column 7, lines 30-45];

controlling power consumption of the plurality of function blocks so that each function block not selected by the host system consumes power at the standby rate of consumption and the selected function block consumes power at an operating rate of consumption greater than the standby rate of consumption [column 5, lines 25-44].

Nakashima teaches that non-selected function blocks are not required to consume power and further teaches disconnecting power to non-selected function blocks to reduce power. consumption of a PC Card to a minimum necessary amount. Nakashima does not teach controlling the non-selected function blocks to consume at least some power at a standby rate,

which is less than an operating rate. Wong-Insley teaches controlling devices to consume power at levels defined by well known ACPI specification power states. Specifically, Wong-Insley teaches that devices may be placed in the D1 or D2 states instead of the D3 state when power conservation is required. Placing a device in the D1 or D2 state reduces operating power to the device without fully removing power from the device. Consequently, a device in the D1 or D2 state may be returned to a normal operating state, D0, much quicker than a device that in a state, D3, in which no power is consumed [column 14, line 40 – column 15, line 12].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Nakashima and Wong-Insley. Placing the non-selected function blocks in the Nakashima apparatus in a lower power consuming state (ACPI defined D1 or D2 states) instead of a zero power consuming state enables the non-selected function blocks to respond more quickly when they are subsequently selected for normal operation.

Response to Arguments

Applicant's arguments with respect to claims 1-8 have been considered but are moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul B Yanchus whose telephone number is (571) 272-3678. The examiner can normally be reached on Mon-Thurs 8:00-6:00.

Application/Control Number: 09/938,121

Art Unit: 2116

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne H Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Paul Yanchus January 6, 2005 SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 13